






1 / 73



**Fig. 1A**  
(Prior Art)



2 / 73




**Fig. 1B**  
**(Prior Art)**

SEP 18 2002

PAT. &amp; TRADEMARK OFFICE

3 / 73

135




**Fig. 2A**  
**(Prior Art)**

SEP 18 2002

4 / 73

170



**Fig. 2B**  
**(Prior Art)**

5 / 73






Fig. [3] 2





6 / 73

**Fig. 4**



7 / 73

**Fig. 5A**



**Fig. 5B**



9 / 73






Fig. 6



10 / 73



**Fig. 7A**



**Fig. 7B**



11 / 73




Fig. 7C



12 / 73




Fig. 7D



13 / 73




Fig. 8A





Fig. 8B



15 / 73




Fig. 9A 3

16 / 73




Fig. 9B





17 / 73




Fig. 10A



18 / 73

B




Fig. 10B

19 / 73

1100A




Fig. 11A



20 / 73

1100B




Fig. 11B

21 / 73




Fig. 12A

22 / 73




Fig. 12B



23 / 73

1300A





Fig. 13A



24 / 73




Fig. 13B



SEP 18 2002



25 / 73




Fig. 14A





Fig. 14B



27 / 73




Fig. 15



28 / 73

1600A




Fig. 16A



29 / 73

1600B




Fig. 16B



30 / 73

1600C





Fig. 16C



31 / 73

1600D




Fig. 16D

32 / 73





Fig. 16E





33 / 73

1600F




Fig. 16F



34 / 73

1600G





Fig. 16G

35 / 73




460A


460B




**Fig. 17A**




**Fig. 17B**




**Fig. 17C**



**Fig. 17D**



**Fig. 18A**  
**PRIOR ART**



**Fig. 18B**

37 / 73

START  
1805

1800C

RECEIVE A REQUEST TO ENTER SMM 1810

SAVE SYSTEM STATE 1815

SAVED SMM  
STATE? 1820LOAD REQUESTED DEFAULT SMM  
STATE 1825

LOAD SAVED SMM STATE 1830

EXECUTE LOADED SMM STATE 1835

FINISHED? 1840

YES

NO

EXIT? 1845

NO

YES

SAVE CURRENT SMM STATE 1850

EXIT SMM 1855

RELOAD SAVED SYSTEM STATE 1860

STOP  
1895

Fig. 18C



38 / 73





Fig. 19A

SEP 18 2002  
PATENT & TRADEMARK OFFICE 1600

3000B



**Fig. 19B**



40 / 73




Fig. 19C





41 / 73




Fig. 20A






Fig. 20B



42 / 73





43 / 73




Fig. 21 5



44 / 73




Fig. 22 6



45 / 73




Fig. [23]

7



46 / 73





Fig. 24 8



47 / 73

3600A

A SECURITY DEVICE RECEIVES A TRANSACTION REQUEST FOR A STORAGE LOCATION ASSOCIATED WITH A STORAGE DEVICE CONNECTED TO THE SECURITY DEVICE 3605A

THE SECURITY DEVICE PROVIDES ACCESS CONTROL FOR THE STORAGE DEVICE 3610A

THE SECURITY DEVICE MAPS THE STORAGE LOCATION IN THE TRANSACTION REQUEST ACCORDING TO THE ADDRESS MAPPING OF THE STORAGE DEVICE 3615A

THE SECURITY DEVICE PROVIDES THE TRANSACTION REQUEST TO THE STORAGE DEVICE 3620A

THE STORAGE DEVICE PERFORMS THE REQUESTED TRANSACTION 3625A

Fig. 25A



48 / 73




Fig. 25B



49 / 73




Fig. 26

50 / 73

3620






Fig. 27



51 / 73

3900



**Fig. 28**  
**(Prior Art)**



52 / 73






Fig. 29A


53 / 73



**Fig. 29B**



**Fig. 29C**



**Fig. 29D**



54 / 73




Fig. 29E



55 / 73

4100A




Fig. 30A

4100B




Fig. 30B



SEP 18 2002

57 / 73

4200A




Fig. 31A

58 / 73

4200B




Fig. 31B

SEP 18 2002



59 / 73

4300A





Fig. 32A



60 / 73

4300B





Fig. 32B



61 / 73

4300C





Fig. 32C



62 / 73

4400




Fig. 33



63 / 73




Fig. 34





Fig. 35




64 / 73



**Fig. 36**





65 / 73

4800

TRANSMIT A MASTER MODE SIGNAL TO BUS INTERFACE LOGIC CONNECTED BETWEEN MASTER MODE LOGIC AND A DATA INPUT DEVICE, WHERE THE BUS INTERFACE LOGIC INCLUDES A MASTER MODE REGISTER

4805

SET A MASTER MODE BIT IN THE MASTER MODE REGISTER(S) TO ESTABLISH SECURE TRANSMISSION CHANNEL BETWEEN THE MASTER MODE LOGIC AND THE DATA INPUT DEVICE OUTSIDE THE OPERATING SYSTEM OF THE COMPUTER SYSTEM 4810

THE MASTER MODE LOGIC AND THE DATA INPUT DEVICE EXCHANGE DATA OUTSIDE THE OPERATING SYSTEM OF THE COMPUTER SYSTEM THROUGH THE BUS INTERFACE LOGIC(S) THAT INCLUDE THE MASTER MODE REGISTER 4815

THE MASTER MODE LOGIC FLUSHES THE BUFFERS OF THE BUS INTERFACE LOGIC(S) THAT INCLUDE THE MASTER MODE REGISTER AFTER CONCLUDING THE DATA TRANSMISSIONS 4820

THE MASTER MODE LOGIC SIGNALS THE BUS INTERFACE LOGIC(S) TO UNSET THE MASTER MODE BITS AFTER FLUSHING THE BUFFERS OF THE BUS INTERFACE LOGIC(S) THAT INCLUDE THE MASTER MODE REGISTER 4825

**Fig. 37**



66 / 73

4900A





Fig. 38A



67 / 73

4900B





Fig. 38B



68 / 73






Fig. 39A




69 / 73



**Fig. 39B**



**Fig. 39C**



70 / 73

5100A




Fig. 40A

O I P E

SEP 18 2002

PATENT &amp; TRADEMARK OFFICE

71 / 73

5100B





Fig. 40B



72 / 73

5200





Fig. 41





73 / 73




Fig. 42A




Fig. 42B